






Review

lec-1



1) Series & parallel resistor




2) Current Source



3) Voltage Source



4) Current divider




$$I_1 = \frac{I \cdot R_2}{R_1 + R_2}$$


$$I_2 = \frac{I \cdot R_1}{R_1 + R_2}$$

✓

5) voltage divider




6) voltage source to current source & vice versa





7) delivered power



8) consumed power (dissipation power)





9) Inductors



$V_L = L \frac{di}{dt}$, $i_L = \frac{1}{L} \int V_L dt + C$, $W_L = \frac{1}{2} I^2 L$

10) Capacitors



$$I_c = \frac{C dV}{dt}$$

$$V_c = \frac{1}{C} \int I_c dt$$

$$V_c = \frac{1}{C} \int I_c dt$$

$$V_c = \frac{1}{2} QV = \frac{1}{2} CV^2 = \frac{1}{2} \frac{Q^2}{C}$$

11) material



Kind of Semiconductor

1) Single element semiconductor
Silicon, Germanium

2) Compound Semiconductor
Gallium Arsenide (GaAs)

12) Atom Construction

(a) Bohr Theorem

of electrons in each orbit $\equiv 2N^2$


Si = 14 \Rightarrow 2, 8, 4

Ge \Rightarrow 32 \Rightarrow 2, 8, 18, 4

(b) Quantum Mechanics Theorem


atom \Rightarrow	orbits K, L, M N, O	each orbit have sub level	s	p	d	f	g	h	i	j
# of electron in sub level = $2N$ (odd)			2	6	10	14	18	22	26	30
										3/

Aufbau principle




من لوانع ال sub level
 وخلص يا م P
 الالكتران موزج مع الالكتران
 الالكتران موزج مع الالكتران
 الالكتران موزج مع الالكتران


Silicon $Si = 14$






Germanium $Ge = 32$



Distribution of electrons



Boron $B = 5$



من الالكتران الالكتران الالكتران الالكتران
 الالكتران الالكتران الالكتران الالكتران

Dopping of Semiconductor

Type of dopping material

(a) pentavalent atoms


That have 5 electrons in valence band
such as phosphorus, antimony, arsenic, etc...
all called (Donners)

(b) Trivalent atoms

That have 3 electrons in valence band
such as Aluminium, boron, gallium, etc...

negative material (N-Type)

$$Si + Ph = 4 + 5 = 8 + 1 \text{ --- Free electrons}$$




as # of phosphorus impurities increase as material be more negative

$$\boxed{N} \Rightarrow \boxed{N+1}$$


Positive material (P-Type)

$$Si + B. = 4 + 3 = 8 \text{ (-1) --- +ve}$$



as # of Boron impurities increase as material be +ve

$$\boxed{P} \Rightarrow \boxed{P-1}$$





$$V_D = 0.5 - 0.7 \text{ Si}$$

$$V_D = 0.2 - 0.3 \text{ Ge}$$



Di-electrode = diode Si

voltage current relation in diode


(a) ideal diode



(b) Constant voltage drop diode



(c) Constant voltage drop + Resistance





(d) practical I-V relation

$$I_D = I_S \left(\frac{V_D}{nV_T} - 1 \right)$$





$$\text{or } I_D = \frac{V_{DD} - V_D}{R} \quad (1)$$

$$V_D = nV_T \ln \frac{I_D}{I_S} \quad (2)$$



یہ دو مساویوں کو حل کرنا ہے
 (1) سے V_D کی قیمت نکال کر (2) میں ڈالیں
 (2) سے I_D کی قیمت نکال کر (1) میں ڈالیں
 اس سے I_D اور V_D کی قیمتیں مل جائیں گی
 یہی عملی طریقہ ہے


Bipolar Junction Transistor (BJT)






Transistor region

region	EBJ	BCJ	LOWS	applications
Active region	forward Bias	Reverse Bias	$I_E = I_B + I_C = (1 + \beta) I_B$ $I_C = \beta I_B$ $I_C = \alpha I_E$ $\alpha = \frac{\beta}{\beta + 1}, \beta = \frac{\alpha}{1 - \alpha}$ $\beta \gg 1, \alpha \ll 1$ $V_{BE} = 0.7 \rightarrow \text{npn}$ $V_{EB} = 0.7 \rightarrow \text{PNP}$	Amplifier
Saturation region	Forward Bias	Forward Bias	$V_{CE} = 0.2V \rightarrow \text{PNP}$ $V_{DE} = 0.7V \rightarrow \text{PNP}$ $V_{EC} = 0.2V \rightarrow \text{npn}$ $V_{EB} = 0.7V \rightarrow \text{npn}$ $I_E = I_C + I_B$	Switch ON
Cut-off region	Reverse bias	Reverse Bias	$I_E = 0$ $I_B = 0$ $I_C = 0$	off

Transistor DC Bias





المجال النشط هو المجال الذي يعمل فيه الترانزستور كمنطقة Bias




Graphical analysis

$\beta = 100$



Assume V_{BB} adjust such that $I_B = 200\mu A$
 or $\frac{V_{BB} - 0.7}{10k\Omega} = 200\mu A \Rightarrow V_{BB} = 2.7V$
 $V_{CE} = V_{CC} - I_C R_C = 10 - \beta I_B R_C = 10 - 100 \times 0.2mA \times 0.22\Omega$
 $= 5.6V$




ⓑ when V_{BB} adjust such that $I_B = 300 \mu A$

or $\frac{V_{BB} - 0.7}{10k\Omega} = 300 \mu A$

$\therefore V_{BB} = 3.7V$

$V_{CE} = V_{CC} - I_C R_C = V_{CC} - \beta I_B R_C = 10 - 100 \times 0.3 \text{ mA} \times 0.22\Omega = 3.4V$

Sat Q_1 or Q_2 V_{CE} I_C I_B



Ⓐ when V_{BB} adjust such that $I_B = 400 \mu A$

or $\frac{V_{BB} - 0.7}{10k\Omega} = 400 \mu A$

$\therefore V_{BB} = 4.7V$

$V_{CE} = V_{CC} - \beta I_B R_C = 10 - 100 \times 0.4 \text{ mA} \times 0.22\Omega = 1.2V$



Dc load Line

$V_{CC} = I_C R_C + V_{CE}$

when $V_{CE} = 0$

$\therefore I_C = \frac{V_{CC}}{R_C}$



when $I_C = 0$

$\therefore V_{CE} = V_{CC}$

represent two point on DC load line (edges)



$\therefore I_C = \frac{V_{CC} - V_{CE}}{R_C} = -\frac{V_{CE}}{R_C} + \frac{V_{CC}}{R_C}$

which represent straight line eq with slope $(-\frac{1}{R_C})$ and intercept with V_{CE} axis at V_{CC} & with I_C axis at $\frac{V_{CC}}{R_C}$ (which is $I_{C \text{ sat}}$)



Q point → DC Load Line
 Q point → Q point (operating point)
 Q point → Q point (nominal point)

1] Linear operation



Q point is the DC load line
 Q point is the Q point

$$I_{BQ} = \frac{3 - 0.7}{10} = 300 \mu A$$


$$I_{CQ} = \beta I_{BQ} = 30 \text{ mA}$$

$$V_{CEQ} = V_{CC} - I_{CQ} R_{CQ} = 10 - 30 \times 0.220 = 3.4 \text{ V}$$

2] waveform distortion


Q point is the DC load line
 Q point is the Q point

(a)




sat
 Transistor driven into
 sat

(b)



قلم نرسو وى مېرې جزىرىښ
 ښه پونټ لاسه
 ښه پونټ لاسه
 ښه پونټ لاسه

(c) when both peaks are limited




Transistor is driven into both saturation and cutoff due to large I/P signal


(b) cutoff ښه پونټ لاسه ښه پونټ لاسه +ve
 (a) sat ~ ~ ~ ~ ~ -ve
 (c) ښه پونټ لاسه ښه پونټ لاسه +ve
 ~ ~ ~ ~ ~ -ve

Biasing circuits

(a) voltage divider



$$\frac{V_{CC} R_2}{R_1 + R_2} = \frac{I_B}{\beta} (R_1 || R_2) + V_{BE} + I_E R_E \rightarrow I_E \checkmark$$




$$V_{EE} - \frac{V_{CC} R_1}{R_1 + R_2} = I_E R_E + \frac{I_B}{\beta} (R_1 || R_2)$$

(b) Emitter bias

$$0 = \frac{I_E R_B}{\beta} + V_{BE} + I_E R_E - V_{EE}$$

$$I_E = \frac{V_{EE} - V_{BE}}{\frac{R_B}{\beta} + R_E} \checkmark$$



(c) Base bias

$$V_{CC} = \frac{I_E R_B}{\beta} + V_{BE}$$

$$\frac{I_E}{\beta} = \frac{V_{CC} - V_{BE}}{R_B}$$

$$V_{CE} = V_{CC} - I_C R_C$$




Ⓐ Emitter feed back bias

$$V_{CC} = \frac{I_E R_B}{1+\beta} + V_{BE} + I_E R_E$$

$$I_E = \frac{V_{CC} - V_{BE}}{\frac{R_B}{1+\beta} + R_E}$$

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E$$




Ⓒ Collector feedback bias

$$V_{CC} = I_E R_C + \frac{I_E R_B}{1+\beta} + V_{BE}$$

$$I_E = \frac{V_{CC} - V_{BE}}{R_C + \frac{R_B}{1+\beta}}$$



$$V_{CE} = V_{CC} - I_E R_C$$



Transistor Amplifier

Ⓐ Common emitter

ac model



$$\left. \begin{aligned} r_{\pi} &= \frac{V_T}{I_B} \\ g_m &= \frac{I_C}{V_T} \\ r_o &= \frac{V_A}{I_C} \end{aligned} \right\} \text{DC analysis}$$

ac analysis



$\therefore v_o = -g_m v_{\pi} (R_C \parallel R_L) \rightarrow \textcircled{1}$, $A_v = \frac{v_o}{v_{\pi}} = -g_m (R_C \parallel R_L) \rightarrow \textcircled{2}$
 $v_o = -g_m v_{\pi} (R_C \parallel R_L)$, $A_v = \frac{v_o}{v_{\pi}} = -g_m (R_C \parallel R_L)$
 $\therefore v_{\pi} = \frac{v_{sig} r_{\pi}}{R_{sig} + r_{\pi}}$

$\frac{v_{\pi}}{v_{sig}} = \frac{r_{\pi}}{R_{sig} + r_{\pi}} \rightarrow \textcircled{3}$

from eq 2 & 3



$A_{v_{\pi}} = \frac{v_o}{v_{sig}} = \frac{v_o}{v_{\pi}} \cdot \frac{v_{\pi}}{v_{sig}} = -g_m (R_C \parallel R_L) \cdot \frac{r_{\pi}}{R_{sig} + r_{\pi}} \quad \# \checkmark$
 $A_v = \frac{v_o}{v_{sig}} = \frac{v_o}{v_{\pi}} \cdot \frac{v_{\pi}}{v_{sig}} = -g_m (R_C \parallel R_L) \cdot \frac{r_{\pi}}{R_{sig} + r_{\pi}} \quad \# \checkmark$
 $R_{in} = \frac{v_{\pi}}{i_b} = r_{\pi} \quad \# \checkmark$

$R_o \downarrow$ so $v_{\pi} = 0 \Rightarrow g_m v_{\pi}$ is equal to zero \rightarrow open circuit
 $s.c$
 $R_o = R_C \parallel R_L$

Source is R_{sig} and load is R_o

(b) Common emitter with R_E

neglect r_o



$$\therefore v_i = i_b r_{\pi} + (1+\beta) i_b R_E$$

$$v_i = i_b [r_{\pi} + (1+\beta) R_E]$$

$$\therefore R_{in} = \frac{v_i}{i_b} = \frac{v_i}{i_b} = r_{\pi} + (1+\beta) R_E \Rightarrow \textcircled{\#} \checkmark$$

$$v_{oo} = -\beta i_b R_C \rightarrow \textcircled{1}$$

$$v_o = -\beta i_b (R_C \parallel R_L) \rightarrow \textcircled{2}$$


$$\therefore v_i = i_b (r_{\pi} + (1+\beta) R_E) \rightarrow \textcircled{3}$$

$$\therefore A_v = \frac{v_o}{v_i} = \frac{\text{eq } \textcircled{2}}{\text{eq } \textcircled{3}} = -\frac{\beta (R_C \parallel R_L)}{r_{\pi} + (1+\beta) R_E} \rightarrow \textcircled{4}$$

$$A_{v_o} = \frac{v_{oo}}{v_i} = \frac{\text{eq } \textcircled{1}}{\text{eq } \textcircled{3}} = -\frac{\beta R_C}{r_{\pi} + (1+\beta) R_E} \rightarrow \textcircled{5}$$

$$\therefore v_i = \frac{v_{sig} R_{in}}{R_{in} + R_{sig}}$$

$$\frac{v_i}{v_{sig}} = \frac{R_{in}}{R_{in} + R_{sig}} \rightarrow \textcircled{6}$$



$$\therefore G_v = \frac{v_o}{v_{sig}} = \frac{v_o}{v_i} \cdot \frac{v_i}{v_{sig}} = A_v \cdot \frac{v_i}{v_{sig}} = \text{eq } \textcircled{4} * \text{eq } \textcircled{6}$$

$$= -\frac{\beta (R_C \parallel R_L)}{r_{\pi} + (1+\beta) R_E} \cdot \frac{R_{in}}{R_{in} + R_{sig}}$$

$$= -\frac{\beta (R_C \parallel R_L)}{R_{in} + R_{sig}} \textcircled{\#} \checkmark$$

$$G_{v_o} = \frac{v_{oo}}{v_{sig}} = \text{eq } \textcircled{5} * \text{eq } \textcircled{6} = -\frac{\beta R_C}{r_{\pi} + (1+\beta) R_E} \cdot \frac{R_{in}}{R_{in} + R_{sig}}$$

$$= -\frac{\beta R_C}{R_{in} + R_{sig}} \textcircled{\#} \checkmark$$



$$R_o \downarrow \text{s.c on I/P} = R_C$$

Common Base

ac model



$$r_e = \frac{V_T}{I_E}$$



$$v_o = -\alpha i_e R_C \quad \text{--- (1)}$$

$$v_o = -\alpha i_e (R_C || R_L) \quad \text{--- (2)}$$

$$\therefore i_e r_e + v_i = 0$$

$$v_i = -i_e r_e \quad \text{--- (3)}$$

$$\therefore A_{v_o} = \frac{v_{o0}}{v_i} = \frac{\text{eq (1)}}{\text{eq (3)}} = \frac{-\alpha R_C}{-r_e} = \frac{\alpha R_C}{r_e} \quad \text{--- (4) } \checkmark$$



$$A_v = \frac{v_o}{v_i} = \frac{\text{eq (2)}}{\text{eq (3)}} = \frac{-\alpha (R_C || R_L)}{-r_e} = \frac{\alpha (R_C || R_L)}{r_e} \quad \text{--- (5) } \checkmark$$

From eq (3) $\therefore R_{in} = \frac{v_i}{i_i} = \frac{v_i}{-i_e} = r_e \quad \text{--- (6) } \checkmark$

R_o \downarrow s-c on v_i $\therefore i_e = 0$, so $\alpha i_e = 0$ (open circuit)

$$R_o = R_C \quad \text{--- (7) } \checkmark$$

Common Collector (emitter follower)



$$v_i = i_e (r_e + R_L) \rightarrow (1)$$

$$v_o = i_e R_L$$

$$\therefore \frac{v_o}{v_i} = \frac{R_L}{r_e + R_L} \quad \# \checkmark$$

since $r_e \ll R_L$

$$\approx \frac{v_o}{v_i} \approx 1$$

فزا بقا v_o او v_i نفس
 If v_L او v_i نفس
 E نفس بالترتيب
 ولذا يسمى emitter follower

at node B

$$i_i + \alpha i_e = i_e$$

$$i_i = (1 - \alpha) i_e \rightarrow (2)$$

from eq (1), (2)

$$R_{in} = \frac{v_i}{i_i} = \frac{i_e (r_e + R_L)}{(1 - \alpha) i_e} = \frac{r_e + R_L}{1 - \alpha}$$


$$\therefore 1 - \alpha = 1 - \frac{\beta}{1 + \beta} = \frac{1 + \beta - \beta}{1 + \beta} = \frac{1}{1 + \beta}$$

$$\therefore R_{in} = (1 + \beta) (r_e + R_L) \quad \# \checkmark$$

R_o calculation

$$\begin{aligned} i_e r_e + v_o &= 0 \\ -i_o r_e + v_o &= 0 \\ v_o &= i_o r_e \end{aligned}$$

$$R_{out} = \frac{v_o}{i_o} = r_e \quad \# \checkmark$$



(11)